Modeling CHP descriptions in Labeled Transitions Systems for an efficient formal validation of asynchronous circuit specifications
نویسندگان
چکیده
This work addresses the analysis and validation of CHP specifications for asynchronous circuits, using property verification tools. CHP semantics, initially given in terms of Petri Nets, are reformulated as labeled transition systems. Circuit specifications are translated into an intermediate format (IF) based on communicating extended finite state machines. They are then validated using the IF environment, which provides model checking and bi-simulation tools. The direct translation must be optimized to delay state explosion. Performance studies are reported.
منابع مشابه
Validation of Asynchronous Circuit Specifications Using IF/CADP
This work addresses the analysis and validation of modular CHP specifications for asynchronous circuits, using formalisms and tools coming from the field of distributed software. CHP specifications are translated into an intermediate format (IF) based on communicating extended finite state machines. They are then validated using the IF environment, which provides model checking and bi-simulatio...
متن کاملSpecification, modelling and simulation of timed Cell-DEVS spaces
This work is devoted to present several formal descriptions for cell spaces' modeling and simulation. The formalisms are based on the DEVS and Asynchronous Cellular Automata paradigms. The concepts of transport or inertial delays used in the circuit modeling domain have been combined, allowing simple specification of accurate timed models. The specifications have been defined for binary or thre...
متن کاملModeling and Design of Asynchronous Circuits - Proceedings of the IEEE
1) Signal transitions provide a key to understanding the switching behavior of asynchronous logic. 2) Burst-mode circuits and speed-independent control circuits offer reliable operation that is free from glitches. 3) Various notations are available for specification of control circuitry and as a starting point for logic synthesis. 4) Bundled data and delay-insensitive coding schemes are suitabl...
متن کاملFormal specification and analysis of digital hardware circuits in LOTOS
The thesis discusses using ISO standard formal language LOTOS (Language of Temporal Ordering Specification) for formally specifying and analysing digital circuits. The study serves two-fold: it examines the possibility of extending applications of LOTOS outside its traditional areas, and provides a new formalism to aid designing correct hardware. Digital circuits are usually classified into syn...
متن کاملAn Approach to the Introduction of Formal Validation in an Asynchronous Circuit Design Flow
This paper discusses the integration of model-checking inside a design flow for Quasi-Delay Insensitive circuits. Both the formal validation of an asynchronous behavioral specification and the formal verification of the asynchronous synthesis result are considered. The method follows several steps: formal model extraction, model simplification, environment modeling, writing temporal properties ...
متن کامل